Abstract-Due to channel thicknesses of atomic dimensions, 2D material transistors exhibit outstanding gate control, and can potentially reach the Boltzmann limit of ln(10) KT/q and also subln(10) KT/q in field-effect transistors (FETs) and tunnel FETs (TFETs) respectively at temperature T. The lack of adequate knowledge of chemical species and doping methods have led to the use of electrical doping by gates as the predominant method for modulating the band profiles in these materials. Electrical doping methods are also preferred in TFETs as chemical doping introduces states in the bandgap which degrade the off-current. It is shown here that the existing scaling theories for chemically doped 3D transistors cannot be applied to the novel class of electrically doped 2D transistors. Hence, a novel scaling theory is developed to aid device design and performance optimization of 2D transistors. Full band atomistic quantum transport simulations help to benchmark the theory and to show that the critical design parameters are the physical oxide thickness and spacing between the gates.
I. INTRODUCTION
Ultra-thin channels are desired in aggressively scaled fieldeffect transistors (FETs) and in tunnel FETs (TFETs) for better gate control and higher performance [1] - [3] . The emergence of a novel class of 2D semiconducting materials has enabled the possibility of atomically thin channels in transistors. In addition to achieving almost ideal 2D electrostatics, these materials have high mobility [4] , weak interaction with the environment [5] , and a technologically relevant bandgap spanning from 0.5 to 2 eV [6] , all of which add to their potential as transistors. However, to operate as TFETs, these materials need to be doped appropriately to realize pn junction-like regions with high internal electric fields [7] . TFETs, which are promising low power devices capable of achieving in principle a sub 60 mV/dec sub-threshold swing (SS) at room temperature [8] , are specially prone to deleterious effects of chemical doping, as the dopant states in the bandgap increase the off-currents [9] . Hence, electrical doping methods which realizes a pn junctionlike band profile by appropriate gate biases are both promising and the currently dominant doping method in 2D material transistors [13] . Although conventional scaling length theory in chemically doped transistors has been widely successful in elucidating the effect of device design parameters on performance, it is shown here that such a theory fails to explain the behavior of electrically doped 2D material transistors correctly. Consequently, a new scaling theory is developed here backed by atomistic quantum transport simulations. The well-known scaling length theory [10] can be used in conventional transistors to quantify the effect of gate control on the electric field at the junctions [11] . This theory provides a simple analytic way to understand how various device parameters affect the spatial variation of the potential along the channel described by a modified 1D Poisson equation,
, where U and λ are the electrostatic potential and the natural scaling length of the potential, respectively. The expression for λ depends on the structure of the device [10] , [12] . λ has a generic form of β ch ox t ch t ox , where ch , and ox are the dielectric constants of channel and oxide respectively, whereas t ch , and t ox are their thicknesses. β is a factor that depends on the device structure; e.g. in single gated structures β is 1 whereas in gate-all-around structures β equals 1/2 [10] .
First, full-band quantum transport simulations are performed on a monolayer 2D transition metal dichalcogenide WSe 2 homojunction TFET in Section III to show the critical design parameters involved in electrical doping. Based on the simulation results, the inadequacies of the original scaling theory are then highlighted, and a new analytical theory is developed in Section IV.
II. SIMULATION DETAILS
The atomistic quantum transport simulations use a sp The details of the models and the methods can be found in [7] . The simulated monolayer WSe 2 TFET assumes a structure shown in Fig. 1a . Each gate has a length of 13nm, with the gate spacing S assumed to be zero unless otherwise stated. An electrically doped pn junction can be created in this structure by applying biases of opposite polarity in the two gates. A source-drain voltage V DS of 1V is used throughout, and the relative dielectric constant and physical oxide thickness are set to 20 and 1.66nm respectively unless mentioned otherwise. The total thickness of the device (the distance between the top and bottom gates shown as T tot in Fig. 1a ) equals 4nm by default, including the body thickness of monolayer WSe 2 (≈0.67nm). All of the transport simulations have been performed with the simulation tool NEMO5 [14] .
III. SIMULATION RESULTS Fig. 1b shows the transfer characteristics of an electrically doped TFET. The I-V curve labeled as reference has T tot of 4nm and of 20. There are two ways to increase equivalent oxide thickness (EOT): 1) reduce or 2) increase the thickness of the oxide. According to the previous scaling theory, these two methods should lead to similar results since they result in the same EOT (substituting t ox / ox with EOT /3.9 gives λ = ch t ch EOT /3.9). However, the numerical results show that changing the dielectric constant does not affect the I-V significantly, while increasing the physical thickness of oxide does. This is a critical finding of the new scaling theory that the main scaling parameter is the physical thickness of the oxide. This implies that to obtain better performance in an electrically doped 2D TFET, the physical thickness of the oxide should be reduced, not just EOT. Fig. 1c shows the effect of gate spacing on the on-current of the WSe 2 TFET. Increasing the spacing reduces the oncurrent significantly, however, this effect is not as large as the effect of increasing the oxide thickness. Numerical simulations therefore identify the physical oxide thickness and the gate spacing as two critical parameters for electrical doping. This is essentially due to the presence of fringing fields from the gates. As long as these fringing fields are strong, the physical thickness of the oxide matters more than the EOT.
IV. ANALYTIC MODELING
To find an analytic solution of the device potential due to electrical doping, few assumptions have been made here: 1) there is no spacing distance (S = 0) between the gates but the gates are electrically isolated, 2) the thickness of the 2D material is neglected compared to the oxide thickness (or the dielectric constant of the 2D material is close to that of oxide), 3) the length of the device is much larger than its thickness (L Ch T tot ), 4) the mobile charge within the tunnel junction is small enough to be neglected in the Poisson equation such that the Laplace equation can be solved instead [11] . Later on, assumption 1) is relaxed by introducing an empirical parameter α in the analytic model that captures the effect of spacing on the scaling length λ. Assumptions 2) and 3) are justified from the physical structure of 2D material FETs and their sub-nm thicknesses [4] . Assumption 4) is valid if the magnitude of the mobile charge n is much smaller than a critical charge n 0 , which depends on the magnitude of the second derivatives of the potential close to the tunnel junction, n 0 ≈ |V1−V2| qλ 2
. In a typical case, for λ of 1nm, oxide relative dielectric constant of 10, and the potential difference between the gates (V 1 − V 2 ) of 1V, n 0 is about 5e20cm −3 . The high value of n 0 makes assumption 4 valid for most practical situations including graphene. It is to be noted that the numerical simulations do not make any of these assumptions. Hence, a comparison between the two will justify the analytic model. Considering the above assumptions, the 2D Laplace equation can be solved with the boundary conditions shown in Fig. 2a to obtain the potential profile inside the device.
Since the first term of the series (k = 0) in (1) has the largest magnitude and the smallest slope, it is the limiting factor for the magnitude of the electric field. Hence, considering this term only in (1), the potential along the channel (y = T tot /2) is given as,
where V M and x M are the potential and the position of the interface between the gates respectively. Using continuity of the displacement field at (x, y)
, for the general asymmetric gating case shown in Fig. 2a with two different dielectric constants 1 and 2 for the p and n junctions. For the case of symmtric gating with 1 = 2 , V M = (V 1 + V 2 )/2. Comparing the above solution with a conventional scaling theory solution exp(−x/λ), the natural scaling length can be extracted as λ ≈ T tot /π, which shows again that the scaling length depends on the physical oxide thickness, and not on EOT. Fig. 2b depicts the potential profile along the channel obtained from NEGF simulations and the approximate solution using (2) . The analytical potential profile matches the numerical results very well for different physical oxide thicknesses which supports the validity of the new scaling length. Fig.  2c shows the conduction band profile of the pn junction with different asymmetric gating ratios 1 / 2 = 4, 1, and 1/4 showing excellent agreement again between the analytic results and NEGF. Notice that reducing or increasing of the right gate oxide ( 2 ) compared to the left ( 1 ) does not change the electric field significantly.
An empirical factor α can be used to capture the effect of spacing S on the scaling length, as given by λ ≈ T tot + αS π (3) From atomistic simulation results, α is found to be about 1/4, which implies that T tot has more impact on the performance of the device if compared to the spacing S (since α < 1).
V. CONCLUSION
In this work, a new scaling theory is developed for electrically doped 2D transistors. The predictions of the new theory differ significantly from those of the old scaling theory, and are justified by full band atomistic NEGF simulations. The major players in the performance of electrically doped 2D transistors are found to be the physical thickness of the oxides and the spacing distance between the gates. Among the two, the spacing has less impact by a factor of about 1/4. As a result, it is critical for electrically doped 2D TFETs to reduce the physical thickness of oxide and fabricate the gates as close as possible for high performance applications.
